Regviz

Silicon Labs /EFR32ZG23B021F512IM40 /RAC_S /ANTDIV

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ANTDIV

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32FG23B010F512IM40/RAC_NS/ANTDIV#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (INTDIVLNAMIXEN0)INTDIVLNAMIXEN0 0 (INTDIVLNAMIXENAMP0)INTDIVLNAMIXENAMP0 0 (INTDIVLNAMIXRFATTDCEN0)INTDIVLNAMIXRFATTDCEN0 0 (INTDIVLNAMIXRFPKDENRF0)INTDIVLNAMIXRFPKDENRF0 0 (INTDIVSYLODIVRLO0SUBGEN)INTDIVSYLODIVRLO0SUBGEN 0 (INTDIVLNAMIXEN1)INTDIVLNAMIXEN1 0 (INTDIVLNAMIXENAMP1)INTDIVLNAMIXENAMP1 0 (INTDIVLNAMIXRFATTDCEN1)INTDIVLNAMIXRFATTDCEN1 0 (INTDIVLNAMIXRFPKDENRF1)INTDIVLNAMIXRFPKDENRF1 0 (INTDIVSYLODIVRLO1SUBGEN)INTDIVSYLODIVRLO1SUBGEN 0 (OFF)ANTDIVSTATUS

ANTDIVSTATUS=OFF

Description

No Description

Fields

INTDIVLNAMIXEN0

INTDIVLNAMIXEN0
INTDIVLNAMIXENAMP0

INTDIVLNAMIXENAMP0
INTDIVLNAMIXRFATTDCEN0

INTDIVLNAMIXRFATTDCEN0
INTDIVLNAMIXRFPKDENRF0

INTDIVLNAMIXRFPKDENRF0
INTDIVSYLODIVRLO0SUBGEN

INTDIVSYLODIVRLO0SUBGEN
INTDIVLNAMIXEN1

INTDIVLNAMIXEN1
INTDIVLNAMIXENAMP1

INTDIVLNAMIXENAMP1
INTDIVLNAMIXRFATTDCEN1

INTDIVLNAMIXRFATTDCEN1
INTDIVLNAMIXRFPKDENRF1

INTDIVLNAMIXRFPKDENRF1
INTDIVSYLODIVRLO1SUBGEN

INTDIVSYLODIVRLO1SUBGEN
ANTDIVSTATUS

ANTDIVSTATUS

0 (OFF): Both antenna disabled

1 (ANT1): Antenna 0 enabled

2 (ANT2): Antenna 1 enabled

3 (BOTH): Both Antenna enabled

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data